RF signal generator using time domain harmonic suppression technique in 90nm CMOS
نویسندگان
چکیده
This paper proposes an RF signal generator using a time domain harmonic suppression technique based on Fourier series analysis. The circuit consists of four differential ring voltage control oscillators (VCO’s) with phase differences and the pulse signal summing circuit. By summing pulse signals from VCO’s with appropriate phase differences determined by Fourier series in time domain, the third and fifth harmonics can be cancelled without filters. To confirm the validity, a prototypal RF signal generator was fabricated in 90-nm CMOS technology. As a result, we succeeded in generating an RF signal from digital pulse signals. The frequency range is from 1.1 to 3.7GHz with 1V power supply. The suppression of both the third and fifth harmonics are below −48 dBc at 1.1GHz and −42 dBc at 3.7GHz.
منابع مشابه
Estimation of harmonic interference parameters of surface-NMR signal using an adaptive method and residual signal power
Surface nuclear magnetic resonance (surface-NMR) method is a well-known tool for determining the water-bearing layers and subsurface resistivity structure. Harmonic interference is an inevitable interference in surface-NMR measurements. Accurate estimation of harmonic interference parameters (i.e., fundamental frequency, phase and amplitude) leads to better retrieval of power-line harmonics and...
متن کاملIJSRD - International Journal for Scientific Research & Development| Vol. 3, Issue 06, 2015 | ISSN (online): 2321-0613
A CMOS class D phase locked loop based PWM generator is presented in this paper. The implementation is done in a 90nm CMOS process using CADENCE tool. The architecture in this project eliminates the requirements for a high-quality carrier generator and a high-speed voltage comparator that are often required in PWM implementations. Voltage comparison is replaced by Phase comparison and precise r...
متن کاملCLUSTERED MULTI-PORTED REGISTER FILE WITH BUILT-IN-SELF- TEST CIRCUTRIES IN 90nm CMOS TECHNOLOGY
Requirement on number of register file (RF) ports in parallel processors poses a stringent challenge on RF design. Access time, power consumption and silicon area of the RF are strongly related to the micro-architecture and the number of access ports. A clustered register file with global registers is presented in this paper. Circuit techniques and scheduling sequences are also presented to enh...
متن کاملA 100MHz-2GHz 12.5x sub-Nyquist Rate Receiver in 90nm CMOS
A fully-integrated, high-speed, wideband receiver called the random modulation pre-integrator is realized in IBM 90nm digital CMOS. It achieves an effective instantaneous bandwidth of 2GHz, with >54dB dynamic range. Most notably, the aggregate digitization rate is fs =320MSPS, 12.5× below the Nyquist rate. Signal recovery can be accomplished for any signal with a concise representation. The sys...
متن کاملArchitecture and design of a reconfigurable RF sampling receiver for multistandard applications
The fast development of wireless communication systems requires more flexible and cost effective radio architectures. A long term goal is the software defined radio, where communication standards are chosen by reconfiguration of hardware. Direct analog to digital conversion of the radio frequency (RF) signal is still unrealistic at present time, due to the high requirements imposed on the analo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 9 شماره
صفحات -
تاریخ انتشار 2012